A Comparative Study of Directory-Based Cache Coherence Protocols in Shared-Memory Multiprocessors

Authors

  • Mamta Rani M.tech(CSE), MCA,M.Sc(IT), E-mail : rmamta2013@gmail.com

Keywords:

Directory-based protocols, Cache coherence, Shared-memory multiprocessors, Full-map directory, Limited directory, Scalability

Abstract

The exponential growth of multiprocessor systems has made cache coherence a critical issue in shared-memory architectures. Directory-based protocols, in contrast to snooping-based approaches, offer scalable solutions for large-scale systems. This paper presents a comparative analysis of prominent directory-based cache coherence protocols including Full-Map, Limited Pointer, and Sparse Directory protocols. Each protocol is evaluated based on performance, memory overhead, latency, and scalability. With the growing demand for high-performance parallel computing, shared-memory multiprocessor systems have become increasingly prevalent. A key challenge in such systems is maintaining cache coherence when multiple processors simultaneously access shared data. This paper presents a comprehensive comparison of directory-based cache coherence protocols, focusing on their structure, performance, scalability, and communication overhead. We analyze three widely used protocols—Full-map, Limited Directory, and Sparse Directory—evaluating them based on memory overhead, latency, traffic reduction, and scalability. Simulation-based results demonstrate trade-offs in different coherence mechanisms, and highlight the protocols' suitability for different system configurations.

References

Censier, L., & Feautrier, P. (1978). A new solution to coherence problems in multicache systems. IEEE Transactions on Computers.

Archibald, J., & Baer, J.-L. (1986). Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Transactions on Computer Systems.

Chaiken, D., Kubiatowicz, J., & Agarwal, A. (1991). LimitLESS directories: A scalable cache coherence scheme. ACM SIGARCH Computer Architecture News.

Hennessy, J. L., & Patterson, D. A. (2011). Computer Architecture: A Quantitative Approach. Morgan Kaufmann.

Kaxiras, S., & Martonosi, M. (2008). Computer Architecture Techniques for Power-Efficiency. Synthesis Lectures on Computer Architecture.

• Censier, L. M., & Feautrier, P. (1978). A new solution to coherence problems in multicache systems. IEEE Transactions on Computers, C-27(12), 1112–1118.

• Archibald, J., & Baer, J. L. (1986). Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Transactions on Computer Systems (TOCS), 4(4), 273–298.

• Agarwal, A., Simoni, R., Hennessy, J., & Horowitz, M. (1989). An evaluation of directory schemes for cache coherence. ACM SIGARCH Computer Architecture News, 17(3), 280–298.

• Gupta, A., & Weber, W. (1989). Cache Invalidation Patterns in Shared-Memory Multiprocessors. IEEE Transactions on Computers, 38(12), 1621–1634.

• Lenoski, D., Laudon, J., Gharachorloo, K., Weber, W. D., & Gupta, A. (1992). The directory-based cache coherence protocol of the DASH multiprocessor. In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA), 148–159.

Downloads

Published

2018-05-15

How to Cite

Mamta Rani. (2018). A Comparative Study of Directory-Based Cache Coherence Protocols in Shared-Memory Multiprocessors. Universal Research Reports, 5(6), 124–127. Retrieved from https://urr.shodhsagar.com/index.php/j/article/view/1548

Issue

Section

Original Research Article